



N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 30V, 6.2A , $R_{DS(ON)} = 33m\Omega$ @ $V_{GS} = 10V$.
 $R_{DS(ON)} = 38m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 50m\Omega$ @ $V_{GS} = 2.5V$.
 $R_{DS(ON)} = 60m\Omega$ @ $V_{GS} = 1.8V$.
- High dense cell design for extremely low $R_{DS(ON)}$.
- Rugged and reliable.
- Lead-free plating ; RoHS compliant.
- TSOP-6 package.



ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	6.2	A
Drain Current-Pulsed ^a	I_{DM}	25	A
Maximum Power Dissipation	P_D	2.0	W
Operating and Store Temperature Range	T_J, T_{Stg}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	°C/W









CEH2310

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current	I_{GSS}	$V_{\text{GS}} = \pm 12\text{V}, V_{\text{DS}} = 0\text{V}$			± 100	nA
On Characteristics						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	0.4		1	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 5.8\text{A}$		27	33	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 5\text{A}$		28	38	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 2\text{A}$		31	50	$\text{m}\Omega$
		$V_{\text{GS}} = 1.8\text{V}, I_D = 1\text{A}$		38	60	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		735		pF
Output Capacitance	C_{oss}			90		pF
Reverse Transfer Capacitance	C_{rss}			65		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 15\text{V}, I_D = 4.8\text{A}, \square$ $V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3\Omega$		10	20	ns
Turn-On Rise Time	t_r			3	6	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			40	80	ns
Turn-Off Fall Time	t_f			2	4	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 15\text{V}, I_D = 4.8\text{A}, V_{\text{GS}} = 4.5\text{V}$		9	12	nC
Gate-Source Charge	Q_{gs}			1		nC
Gate-Drain Charge	Q_{gd}			2		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				2	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature. \square
- b.Surface Mounted on FR4 Board, t ≤ 5 sec. \square
- c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%. \square
- d.Guaranteed by design, not subject to production testing. \square

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve