


N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 20V, 2A, $R_{DS(ON)} = 65\text{m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
 $R_{DS(ON)} = 80\text{m}\Omega$ @ $V_{GS} = 2.5\text{V}$.
- High dense cell design for extremely low $R_{DS(ON)}$.
- Rugged and reliable.
- Lead free product is acquired.
- SOT-323 package.

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	V
Drain Current-Continuous	I_D	2	A
Drain Current-Pulsed ^a	I_{DM}	8	A
Maximum Power Dissipation	P_D	0.42	W
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	360	$^\circ\text{C/W}$








CEV2306

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 8\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -8\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	0.45		1	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 2\text{A}$		52	65	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 1.5\text{A}$		60	85	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		330		pF
Output Capacitance	C_{oss}			90		pF
Reverse Transfer Capacitance	C_{rss}			60		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 10\text{V}, I_D = 2\text{A}, \square$ $V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		8	16	ns
Turn-On Rise Time	t_r			7	14	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			30	60	ns
Turn-Off Fall Time	t_f			36	72	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 10\text{V}, I_D = 2\text{A}, V_{\text{GS}} = 4.5\text{V}$		5	6.5	nC
Gate-Source Charge	Q_{gs}			1		nC
Gate-Drain Charge	Q_{gd}			1		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				0.35	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 0.35\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature. \square
- b.Surface Mounted on FR4 Board, $t < 5 \text{ sec.} \square$
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\% \square$
- d.Guaranteed by design, not subject to production testing. \square

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve