



P-Channel Enhancement Mode Field Effect Transistor

FEATURES

- -60V, -11A, $R_{DS(ON)} = 125m\Omega$ @ $V_{GS} = -10V$.
- $R_{DS(ON)} = 170m\Omega$ @ $V_{GS} = -4.5V$.
- Super High dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units	
Drain-Source Voltage	V_{DS}	-60	V	
Gate-Source Voltage	V_{GS}	± 20	V	
Drain Current-Continuous	I_D	$T_C@R_{\theta JC} = 25^\circ C$	-11	A
		$T_C@R_{\theta JC} = 100^\circ C$	-7	A
		$T_C@R_{\theta JA} = 25^\circ C$	-3.5	A
		$T_C@R_{\theta JA} = 100^\circ C$	-2	A
Drain Current-Pulsed ^a	I_{DM}	$T_C@R_{\theta JC} = 25^\circ C$	-44	A
		$T_C@R_{\theta JA} = 25^\circ C$	-14	A
Maximum Power Dissipation	P_D	$T_C@R_{\theta JC} = 25^\circ C$	25	W
		$T_C@R_{\theta JA} = 25^\circ C$	2.5	W
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$	

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case ^b	$R_{\theta JC}$	5	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	50	$^\circ C/W$



CEC6P61

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-60			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -60\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = -10\text{V}, I_D = -3\text{A}$		100	125	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -2\text{A}$		120	170	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		575		pF
Output Capacitance	C_{oss}			80		pF
Reverse Transfer Capacitance	C_{rss}			40		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = -30\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		10		ns
Turn-On Rise Time	t_r			4		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			32		ns
Turn-Off Fall Time	t_f			3		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -30\text{V}, I_D = -2\text{A}, V_{\text{GS}} = -10\text{V}$		12		nC
Gate-Source Charge	Q_{gs}			1.1		nC
Gate-Drain Charge	Q_{gd}			2.7		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				-2.5	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -1\text{A}$			-1	V







Notes :






a Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board, $t \leq 10$ sec.

c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

d.Guaranteed by design, not subject to production testing.



**Figure 7. Gate Charge****Figure 8. Maximum Safe Operating Area****Figure 9. Breakdown Voltage Variation VS Temperature****Figure 10. Switching Test Circuit****Figure 11. Switching Waveforms**




Figure 12. Normalized Thermal Transient Impedance Curve