



**Single N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 100V, 14A,  $R_{DS(ON)} = 8.2\text{m}\Omega$  @ $V_{GS} = 10\text{V}$ .  
 $R_{DS(ON)} = 11.5\text{m}\Omega$  @ $V_{GS} = 4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	14	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	56	A
Maximum Power Dissipation	$P_D$	3.1	W
Operating and Store Temperature Range	$T_J, T_{Stg}$	-55 to 150	$^\circ\text{C}$

**Thermal Characteristics**

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	40	$^\circ\text{C/W}$



# CEM1310SL

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$		6.7	8.2	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 5\text{A}$		9	11.5	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 50\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1995		pF
Output Capacitance	$C_{\text{oss}}$			395		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 80\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		20		ns
Turn-On Rise Time	$t_r$			10		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			58		ns
Turn-Off Fall Time	$t_f$			15		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 80\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 4.5\text{V}$		23		nC
Gate-Source Charge	$Q_{\text{gs}}$			6		nC
Gate-Drain Charge	$Q_{\text{gd}}$			13		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				3	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 2\text{A}$			1	V

Notes :


a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .


c.Guaranteed by design, not subject to production testing.




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**




Figure 12. Normalized Thermal Transient Impedance Curve