





CEP11N65S/CEB11N65S CEF11N65S

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V_{DSS}	$R_{DS(ON)}$	I_D	@ V_{GS}
CEP11N65S	650V	0.42Ω	11A	10V
CEB11N65S	650V	0.42Ω	11A	10V
CEF11N65S	650V	0.42Ω	11A ^d	10V

- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V_{DS}	650		V
Gate-Source Voltage	V_{GS}	±20		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	11	11 ^d	A
		7	7 ^d	A
Drain Current-Pulsed ^a	I_{DM}^e	44	44 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	125	31.2	W
		1	0.24	W/°C
Single Pulsed Avalanche Energy ^h	E_{AS}	187		mJ
Single Pulsed Avalanche Current ^h	I_{AS}	1.7		A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R_{JC}	1	4	°C/W
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	65	°C/W



CEP11N65S/CEB11N65S CEF11N65S

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Off Characteristics							
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA	
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA	
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA	
On Characteristics^b							
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V	
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 5.5\text{A}$		0.35	0.42	Ω	
Dynamic Characteristics^c							
Input Capacitance	C_{iss}	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		700		pF	
Output Capacitance	C_{oss}			75		pF	
Reverse Transfer Capacitance	C_{rss}			15		pF	
Switching Characteristics^c							
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 400\text{V}, I_D = 4.8\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3.4\Omega$		23		ns	
Turn-On Rise Time	t_r			9		ns	
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			46		ns	
Turn-Off Fall Time	t_f			8		ns	
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 4.8\text{A}, V_{\text{GS}} = 10\text{V}$		19		nC	
Gate-Source Charge	Q_{gs}			3		nC	
Gate-Drain Charge	Q_{gd}			8		nC	
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Current	I_S ^f				11	A	
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 5.5\text{A}$ ^g			1.2	V	
Reverse Recovery Time	T_{rr}	$I_F = 5.5\text{A}, dI/dt = 100\text{A}/\mu\text{s}$		248		ns	
Reverse Recovery Charge	Q_{rr}			1.9		uC	
Peak Reverse Recovery Current	I_{rr}			13.4		A	
Notes :							
a.Repetitive Rating : Pulse width limited by maximum junction temperature .							
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.							
c.Guaranteed by design, not subject to production testing.							
d.Limited only by maximum temperature allowed .							
e.Pulse width limited by safe operating area .							
f.Full package $I_{\text{GSSR}}(\text{max}) = 5.5\text{A}$.							
g.Full package V_{SD} test condition $I_S = 5.5\text{A}$.							
h. $L = 130\text{mH}, I_{\text{AS}} = 1.7\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$							



CEP11N65S/CEB11N65S CEF11N65S




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP11N65S/CEB11N65S CEF11N65S




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Breakdown Voltage Variation
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CEP11N65S/CEB11N65S CEF11N65S




Figure 12. Normalized Thermal Transient Impedance Curve