


## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	$V_{DSS}@T_{J\max}$	$R_{DS(ON)}$	$I_D$	@ $V_{GS}$
CEP46N65S	700V	56m $\Omega$	46.7A	10V
CEB46N65S	700V	56m $\Omega$	46.7A	10V
CEF46N65S	700V	56m $\Omega$	46.7A <sup>d</sup>	10V

- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	$V_{DS}$	650		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	46.7	46.7 <sup>d</sup>	A
		29.5	29.5 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}^e$	187	187 <sup>d</sup>	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	305	86	W
		2.44	0.69	W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy <sup>h</sup>	$E_{AS}$	300		mJ
Single Pulsed Avalanche Current <sup>h</sup>	$I_{AS}$	4		A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.41	1.46	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	65	$^\circ\text{C}/\text{W}$



# CEP46N65S/CEB46N65S CEF46N65S

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	650			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 650V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 30V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -30V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 20A$		46	56	$m\Omega$
Gate input resistance	$R_g$	$f=1\text{MHz, open Drain}$		3.4		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 100V, V_{GS} = 0V,$ $f = 1.0 \text{ MHz}$		2935		pF
Output Capacitance	$C_{oss}$			125		pF
Reverse Transfer Capacitance	$C_{rss}$			10		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 520V, I_D = 10A,$ $V_{GS} = 10V, R_{GEN} = 10\Omega$		45		ns
Turn-On Rise Time	$t_r$			23		ns
Turn-Off Delay Time	$t_{d(off)}$			199		ns
Turn-Off Fall Time	$t_f$			10		ns
Total Gate Charge	$Q_g$	$V_{DS} = 520V, I_D = 10A,$ $V_{GS} = 10V$		100		nC
Gate-Source Charge	$Q_{gs}$			17		nC
Gate-Drain Charge	$Q_{gd}$			41		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				46.7	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}^g$	$V_{GS} = 0V, I_S = 20A^g$			1.5	V
Reverse Recovery Time	$T_{rr}$	$I_F = 20A, di/dt = 75A/\mu s$		449		ns
Reverse Recovery Charge	$Q_{rr}$			5.71		$\mu C$
Peak Reverse Recovery Current	$I_{rr}$			21.7		A
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{S(max)} = 24.7A$ . g.Full package $V_{SD}$ test condition $I_S = 24.7A$ . h.L = 37.5mH, $I_{AS} = 4A, V_{DD} = 60V, R_G = 25\Omega$ , Starting $T_J = 25^\circ C$ .						



# CEP46N65S/CEB46N65S CEF46N65S




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature







Figure 6. Body Diode Forward Voltage Variation with Source Current




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**



# CEP46N65S/CEB46N65S CEF46N65S




Figure 12. Normalized Thermal Transient Impedance Curve