




# CED1010L/CEU1010L

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 100V, 63A,  $R_{DS(ON)} = 9.8 \text{ m}\Omega$  @ $V_{GS} = 10\text{V}$ .  
 $R_{DS(ON)} = 13 \text{ m}\Omega$  @ $V_{GS} = 4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- RoHS compliant
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	63 40	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	252	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	69 0.55	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy <sup>d</sup>	$E_{AS}$	74	mJ
Single Pulsed Avalanche Current <sup>d</sup>	$I_{AS}$	38.5	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.8	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$



# CED1010L/CEU1010L


## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		2.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		8.5	9.8	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 20\text{A}$		11.4	13	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 50\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1430		pF
Output Capacitance	$C_{\text{oss}}$			290		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			5		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		15		ns
Turn-On Rise Time	$t_r$			7		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			43		ns
Turn-Off Fall Time	$t_f$			16		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		14		nC
Gate-Source Charge	$Q_{\text{gs}}$			3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			8		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				57	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.2	V


Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ . Duty Cycle  $\leq 2\%$ .
- c.Guaranteed by design, not subject to production testing.


d.L = 0.1mH,  $I_{AS} = 38.5\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



# CED1010L/CEU1010L




Figure 12. Normalized Thermal Transient Impedance Curve