




# CED6060L/CEU6060L

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 60V, 48A,  $R_{DS(ON)} = 24m\Omega$  @ $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 29m\Omega$  @ $V_{GS} = 5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 16$	V
Drain Current-Continuous	$I_D$	48	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	192	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	107 0.7	W W/ $^\circ C$
Single Pulsed Avalanche Energy <sup>d</sup>	$E_{AS}$	167.5	mJ
Single Pulsed Avalanche Current <sup>d</sup>	$I_{AS}$	42	A
Operating and Store Temperature Range	$T_J, T_{Stg}$	-55 to 175	$^\circ C$

### Thermal Characteristics


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.4	$^\circ C/W$




# CED6060L/CEU6060L

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 16\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -16\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		2	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 24\text{A}$		19	24	$\text{m}\Omega$
		$V_{\text{GS}} = 5\text{V}, I_D = 12\text{A}$		22.5	29	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1290		pF
Output Capacitance	$C_{\text{oss}}$			320		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			70		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 48\text{A}, V_{\text{GS}} = 5\text{V}, R_{\text{GEN}} = 15\Omega$		28		ns
Turn-On Rise Time	$t_r$			30		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			63		ns
Turn-Off Fall Time	$t_f$			22		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 48\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		21		nC
Gate-Source Charge	$Q_{\text{gs}}$			3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			14		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				48	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 24\text{A}$			1.2	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ . Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.L = 0.19mH, $I_{AS} = 42\text{A}$ , $V_{DD} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit





Figure 11. Switching Waveforms



# CED6060L/CEU6060L



**Figure 12. Normalized Thermal Transient Impedance Curve**