
Si8481DB


Vishay Siliconix

www.vishay.com

P-Channel 20 V (D-S) MOSFET

MICRO FOOT[®] 1.6 x 1.6





Backside View

Bump Side View


PRODUCT SUMMARY						
V _{DS} (V)	-20					
$R_{DS(on)}$ max. (Ω) at V_{GS} = -4.5 V	0.021					
$R_{DS(on)}$ max. (Ω) at V_GS = -2.5 V	0.025					
$R_{DS(on)}$ max. (Ω) at V_{GS} = -1.8 V	0.039					
Q _g typ. (nC)	31.2					
I _D (A)	-9.7 ^a					
Configuration	Single					

FEATURES

- TrenchFET[®] Gen III p-channel power MOSFET
- Low 0.6 mm maximum height
- Low on-resistance
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- · Load switch
- With low voltage drop
- · Power management in batteryoperated, mobile, and wearable devices



ORDERING INFORMATION				
Package	MICRO FOOT			
Lead (Pb)-free and halogen-free	Si8481DB-T1-E1			

PARAMETER		SYMBOL	LIMIT		
Drain-source voltage		V _{DS}	-20	V	
Gate-source voltage		V _{GS}	± 8		
Continuous drain current (T _J = 150 °C)	T _A = 25 °C		-9.7 ^a		
	T _A = 70 °C		-7.8 ^a		
	T _A = 25 °C	I _D	-6.2 ^b		
	T _A = 70 °C		-5 ^b	А	
Pulsed drain current (t = 100 µs)		I _{DM}	-30		
Continuous source-drain diode current	T _A = 25 °C		-2.3 ^a		
	T _A = 70 °C	Is	-0.92 ^b		
	T _A = 25 °C		2.8 ^a		
Martin and a strategic strategic	T _A = 70 °C		1.8 ^a		
Maximum power dissipation	T _A = 25 °C	- P _D	1.1 ^b	W	
	T _A = 70 °C		0.73 ^b		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		
Package reflow conditions ^c		VPR	260		
		IR / convection			

THEDMAL DESIGTANCE DATINGS

INERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT		
Maximum junction-to-ambient a, f	+ 50	t = 5 s R _{thJA} -	35	45	°C/W		
Maximum junction-to-ambient b, g	1 = 5 8		85	110			

Notes

a. Surface mounted on 1" x 1" FR4 board with full copper, t = 5 s.

b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 5 s.

c. Refer to IPC / JEDEC[®] (J-STD-020), no manual or hand soldering.

d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.

e. Based on $T_A = 25$ °C.

f. Maximum under steady state conditions is 85 $^{\circ}\text{C/W}.$

g. Maximum under steady state conditions is 175 °C/W.

S16-2380-Rev. A, 21-Nov-16

1

Document Number: 75264

For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



RoHS

COMPLIANT

HALOGEN FREE

.s

www.vishay.com

Vishay Siliconix

Si8481DB

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static			1		1	1
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0 V, I _D = -250 μA	-20	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	1 050 A	-	-13	-	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	-	2.5	-	mV/°C
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-0.4	-	-0.9	V
Gate-source leakage	I _{GSS}	$V_{DS} = 0 V$, $V_{GS} = \pm 8 V$	-	-	± 100	nA
		$V_{DS} = -20 V, V_{GS} = 0 V$	-	-	-1	
Zero gate voltage drain current	I _{DSS}	V _{DS} = -20 V, V _{GS} = 0 V, T _J = 55 °C	-	-	-10	μA
On-state drain current ^a	I _{D(on)}	$V_{DS} \le -5$ V, $V_{GS} = -4.5$ V	-5	-	-	А
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -3 \text{ A}$	-	0.017	0.021	Ω
Drain-source on-state resistance ^a	R _{DS(on)}	V _{GS} = -2.5 V, I _D = -3 A	-	0.020	0.025	
		V _{GS} = -1.8 V, I _D = -1 A	-	0.026	0.039	
Forward transconductance ^a	g _{fs}	$V_{DS} = -5 V, I_D = -3 A$	-	22	-	S
Dynamic ^b				•		
Input capacitance	C _{iss}		-	2500	-	pF
Output capacitance	C _{oss}	V_{DS} = -10 V, V_{GS} = 0 V, f = 1 MHz	-	320	-	
Reverse transfer capacitance	C _{rss}		-	260	-	
Total gate charge	Qg	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -8 \text{ V}, \text{ I}_{D} = -3 \text{ A}$	-	54	81	
		$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -3 \text{ A}$	-	31.2	47	nC
Gate-source charge	Q _{qs}		-	2.7	-	
Gate-drain charge	Q _{qd}	V_{DS} = -10 V, V_{GS} = -4.5 V, I_{D} = -3 A	-	6.3	-	_
Gate resistance	R _q	f = 1 MHz	-	17	-	Ω
Turn-on delay time	t _{d(on)}		-	16	30	
Rise time	t _r	$V_{DD} = -10 \text{ V}, \text{ R}_{\text{I}} = 3.3 \Omega, \text{ I}_{\text{D}} \cong -3 \text{ A},$	-	25	50	1
Turn-off delay time	t _{d(off)}	$V_{\text{GEN}} = -4.5 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	300	600	_
Fall time	t _f		-	110	220	
Turn-on delay time	t _{d(on)}		-	7	15	ns
Rise time	t _r	V_{DD} = -10 V, R_L = 3.3 Ω , $I_D \cong$ -3 A,	-	20	40	1
Turn-off delay time	t _{d(off)}	$V_{\text{GEN}} = -8 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	400	800	
Fall time	t _f		-	110	220	
Drain-Source Body Diode Characteristi	cs		1		1	
Continuous source-drain diode current	Is	T _A = 25 °C	-	-	-2.3 ^c	
Pulse diode forward current	I _{SM}		-	-	-15	A
Body diode voltage	V _{SD}	I _S = -3 A, V _{GS} = 0 V	-	-0.8	-1.2	V
Body diode reverse recovery time	t _{rr}	- · · · · · · · · · · · · · · · · · · ·	-	150	300	ns
Body diode reverse recovery charge	Q _{rr}		-	235	470	nC
Reverse recovery fall time	t _a	I_F = -3 A, dl/dt = 100 A/µs, T_J = 25 °C	-	47	-	
Reverse recovery rise time	t _a			103	-	ns

Notes

a. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%.$

b. Guaranteed by design, not subject to production testing.


c. Surface mounted on $1" \times 1"$ FR4 board with full copper, t = 5 s.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Junction Temperature




Gate Charge



On-Resistance vs. Drain Current and Gate Voltage



Transfer Characteristics



Capacitance

S16-2380-Rev. A, 21-Nov-16


3

Document Number: 75264


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

4


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Note a. When surface mounted on $1" \times 1"$ FR4 board with full copper, t = 5 s.




Normalized Thermal Transient Impedance, Junction-to-Ambient (on 1" x 1" FR4 board with maximum copper)



Si8481DB

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient (on 1" x 1" FR4 board with minimum copper)


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75264.




MICRO FOOT[®]: 4-Bumps (1.6 mm x 1.6 mm, 0.8 mm Pitch, 0.290 mm Bump Height)

Mark on backside of die







Recommended land pattern

Ł



.

Notes

1. Bumps are 95.5/3.8/0.7 Sn/Ag/Cu.

2. Backside surface is coated with a Ti/Ni/Ag layer.

3. Non-solder mask defined copper landing pad.

4. Laser marks on the silicon die back.

5. "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.

Κ

6. • is the location of pin 1

DIM.		MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.550	0.575	0.600	0.0217	0.0226	0.0236		
A1	0.260	0.275	0.290	0.0102	0.0108	0.0114		
A2	0.290	0.300	0.310	0.0114	0.0118	0.0122		
b	0.370	0.390	0.410	0.0146	0.0153	0.0161		
b1		0.300			0.0118			
е		0.800			0.0314			
S	0.360	0.380	0.400	0.0141	0.0150	0.0157		
D	1.520	1.560	1.600	0.0598	0.0614	0.0630		
E	1.520	1.560	1.600	0.0598	0.0614	0.0630		
К	0.155	0.185	0.215	0.0061	0.0073	0.0085		

Note

• Use millimeters as the primary measurement.

ECN: T15-0175-Rev. A, 27-Apr-15 DWG: 6038

Revision: 27-Apr-15

1



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.