
Vishay Siliconix

COMPLIANT

HALOGEN

FREE

E Series Power MOSFET



N-Channel MOSFET

| PRODUCT SUMMAR | Y | |
|--|-------------------------|-------|
| V _{DS} (V) at T _J max. | 65 | 50 |
| R _{DS(on)} typ. (Ω) at 25 °C | $V_{GS} = 10 \text{ V}$ | 0.208 |
| Q _g max. (nC) | 2 | 3 |
| Q _{gs} (nC) | 4 | 1 |
| Q _{gd} (nC) | (| 6 |
| Configuration | Sin | gle |

FEATURES

- 4th generation E series technology
- Low figure-of-merit (FOM) Ron x Qg
- Low effective capacitance (Co(er))
- · Reduced switching and conduction losses
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- · Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
 - Welding
 - Induction heating
 - Motor drives
 - Battery chargers
 - Solar (PV inverters)

| ORDERING INFORMATION | |
|---------------------------------|-----------------|
| Package | DPAK (TO-252) |
| Lead (Pb)-free and halogen-free | SiHD240N60E-GE3 |

| ABSOLUTE MAXIMUM RATINGS | (T _C = 25 °C, un | ess otherwis | se noted) | | |
|---|-----------------------------|---|-----------------------------------|-------------|-------|
| PARAMETER | | | SYMBOL | LIMIT | UNIT |
| Drain-source voltage | | | V_{DS} | 600 | |
| Gate-source voltage | | V_{GS} | ± 30 | V | |
| Continuous drain surrent (T. – 150 °C) | V _{GS} at 10 V | $T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$ | _ | 12 | |
| Continuous drain current (T _J = 150 °C) | V _{GS} at 10 V | T _C = 100 °C | Ι _D | 7 | A |
| Pulsed drain current ^a | | | I _{DM} | 30 | |
| Linear derating factor | | | 0.63 | W/°C | |
| Single pulse avalanche energy b | | E _{AS} | 81 | mJ | |
| Maximum power dissipation | | | P_{D} | 78 | W |
| Operating junction and storage temperature ran | nge | | T _J , T _{stg} | -55 to +150 | °C |
| Drain-source voltage slope $T_J = 125 ^{\circ}\text{C}$ | | al / al.t. | 100 | V/ns | |
| Reverse diode dv/dt ^d | | | dv/dt | 28 | V/IIS |
| Soldering recommendations (peak temperature) |) ^c | For 10 s | | 260 | °C |

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b. V_{DD} = 120 V, starting T_J = 25 °C, L = 28.2 mH, R_q = 25 Ω , I_{AS} = 2.4 A
- c. 1.6 mm from case
- d. $I_{SD} \le I_D$, di/dt = 100 A/ μ s, starting $T_J = 25$ °C



Vishay Siliconix

| THERMAL RESISTANCE RATI | NGS | | | |
|----------------------------------|------------|------|------|-------|
| PARAMETER | SYMBOL | TYP. | MAX. | UNIT |
| Maximum junction-to-ambient | R_{thJA} | - | 62 | °C/W |
| Maximum junction-to-case (drain) | R_{thJC} | - | 1.6 | C/ VV |

| PARAMETER | SYMBOL | TES | T CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|-----------------------|---|---|------|-------|-------|------|
| Static | | | | | | | |
| Drain-source breakdown voltage | V _{DS} | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | | 600 | - | - | V |
| V _{DS} temperature coefficient | $\Delta V_{DS}/T_{J}$ | Referenc | e to 25 °C, I _D = 1 mA | - | 0.63 | - | V/°C |
| Gate-source threshold voltage (N) | V _{GS(th)} | V _{DS} = | · V _{GS} , I _D = 250 μA | 3.0 | - | 5.0 | V |
| Cata agurea lagkaga | 1 | , | V _{GS} = ± 20 V | | - | ± 100 | nA |
| Gate-source leakage | I_{GSS} | , | $V_{GS} = \pm 30 \text{ V}$ | - | - | ± 1 | μΑ |
| Zava gata valtaga dyain avyyant | | V _{DS} = | V _{DS} = 600 V, V _{GS} = 0 V | | - | 1 | |
| Zero gate voltage drain current | I _{DSS} | V _{DS} = 480 V | , V _{GS} = 0 V, T _J = 125 °C | - | - | 10 | μA |
| Drain-source on-state resistance | R _{DS(on)} | V _{GS} = 10 V | I _D = 5.5 A | - | 0.208 | 0.240 | Ω |
| Forward transconductance a | 9 _{fs} | V _{DS} = 20 V, I _D = 5.5 A | | - | 4 | - | S |
| Dynamic | | | | | | | |
| Input capacitance | C _{iss} | | $V_{GS} = 0 \text{ V},$ $V_{DS} = 100 \text{ V},$ $f = 1 \text{ MHz}$ | | 783 | - | pF |
| Output capacitance | C _{oss} | Ţ, | | | 50 | - | |
| Reverse transfer capacitance | C _{rss} | | | | 5 | - | |
| Effective output capacitance, energy related ^a | $C_{o(er)}$ | V 0VI 400VV 0V | | - | 32 | - | |
| Effective output capacitance, time related ^b | C _{o(tr)} | V _{DS} = 0 V | $V_{DS} = 0 \text{ V to } 480 \text{ V}, V_{GS} = 0 \text{ V}$ | | 187 | - | |
| Total gate charge | Qg | | | - | 15 | 23 | |
| Gate-source charge | Q _{gs} | V _{GS} = 10 V | $I_D = 5.5 \text{ A}, V_{DS} = 480 \text{ V}$ | - | 4 | - | nC |
| Gate-drain charge | Q _{gd} | | | - | 6 | - | |
| Turn-on delay time | t _{d(on)} | | | - | 15 | 30 | |
| Rise time | t _r | $V_{DD} = 480 \text{ V}, I_D = 5.5 \text{ A},$ | | - | 14 | 28 | |
| Turn-off delay time | t _{d(off)} | V _{GS} = | $=$ 10 V, R _g = 9.1 Ω | - | 26 | 52 | ns |
| Fall time | t _f | | | | 14 | 28 | |
| Gate input resistance | R_g | f = 1 MHz, open drain | | 0.8 | 1.5 | 3.0 | Ω |
| Drain-Source Body Diode Characteristic | s | | | | | | |
| Continuous source-drain diode current | I _S | showing the | MOSFET symbol showing the | | - | 12 | |
| Pulsed diode forward current | I _{SM} | integral reverse p - n junction diode | | - | - | 30 | - A |
| Diode forward voltage | V _{SD} | T _J = 25 °C | C, I _S = 5.5 A, V _{GS} = 0 V | - | - | 1.2 | V |
| Reverse recovery time | t _{rr} | | | - | 209 | 418 | ns |
| Reverse recovery charge | Q _{rr} | $T_J = 25 ^{\circ}\text{C}$, $I_F = I_S = 5.5 \text{A}$, $di/dt = 100 \text{A/}\mu\text{s}$, $V_R = 25 \text{V}$ | | - | 2.1 | 4.2 | μC |
| Reverse recovery current | I _{RRM} | | | - | 18 | - | A |

Notes

- a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}
- b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Coss and Eoss vs. VDS






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit

S20-0348-Rev. B, 11-May-2020




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit



Peak Diode Recovery dv/dt Test Circuit







Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?92100.



TO-252AA (HIGH VOLTAGE)



| | MILLIMETERS | | INCHES | |
|------|-------------|-----------|-----------|-------|
| DIM. | MIN. | MAX. | MIN. | MAX. |
| Е | 6.40 | 6.73 | 0.252 | 0.265 |
| L, | 1.40 | 1.77 | 0.055 | 0.070 |
| L1 | 2.743 | 2.743 REF | | REF |
| L2 | 0.508 | BBSC | 0.020 |) BSC |
| L3 | 0.89 | 1.27 | 0.035 | 0.050 |
| L4 | 0.64 | 1.01 | 0.025 | 0.040 |
| D | 6.00 | 6.22 | 0.236 | 0.245 |
| Н | 9.40 | 10.40 | 0.370 | 0.409 |
| b | 0.64 | 0.88 | 0.025 | 0.035 |
| b2 | 0.77 | 1.14 | 0.030 | 0.045 |
| b3 | 5.21 | 5.46 | 0.205 | 0.215 |
| е | 2.286 | BSC | 0.090 BSC | |
| Α | 2.20 | 2.38 | 0.087 | 0.094 |
| A1 | 0.00 | 0.13 | 0.000 | 0.005 |
| С | 0.45 | 0.60 | 0.018 | 0.024 |
| c2 | 0.45 | 0.58 | 0.018 | 0.023 |
| D1 | 5.30 | - | 0.209 | - |
| E1 | 4.40 | - | 0.173 | - |
| θ | 0' | 10' | 0' | 10' |

ECN: S-81965-Rev. A, 15-Sep-08

DWG: 5973


Notes

- 1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.
- 2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.
- 3. The package top may be smaller than the package bottom.
- 4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Document Number: 91344 www.vishay.com Revision: 15-Sep-08



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.