

www.vishay.com

Vishay Siliconix

N-Channel 150 V (D-S) MOSFET

PRODU	CT SUMMARY		
V _{DS} (V)	$R_{DS(on)}$ (Ω) Max.	I _D (A) ^a	Q _g (Typ.)
150	0.0232 at V _{GS} = 10 V	36.8	16.1 nC
130	0.0272 at V _{GS} = 7.5 V	34	10.1110

PowerPAK® SO-8L Single

Bottom View

Ordering Information:

Top View

SiJ494DP-T1-GE3 (lead (Pb)-free and halogen-free)


FEATURES

- \bullet ThunderFET $^{\circledR}$ technology optimizes balance of $R_{DS(on)},\,Q_g,\,Q_{sw}$ and Q_{oss}
- 100 % R_q and UIS tested
- Material categorization: for definitions of compliance please see www.vishav.com/doc?99912



APPLICATIONS

- · Primary side switching
- Synchronous rectification
- DC/AC inverters
- · LED backlighting
- · High current switching



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A = 25 ^{\circ}C$, unless	otherwise noted	d)	
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	150	V	
Gate-Source Voltage		V _{GS}	± 20	v
	T _C = 25 °C		36.8	
Continuous Drain Current (T 150 °C)	T _C = 70 °C		29.5	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	9.8 b, c	
	T _A = 70 °C		7.9 b, c	^
Pulsed Drain Current (t = 100 μs)		I _{DM}	100	A
Continuous Courses Drain Diada Current	T _C = 25 °C	1	36.8	
Continuous Source-Drain Diode Current	T _A = 25 °C	l _s	4.5 b, c	
Single Pulse Avalanche Current		I _{AS}	30	
Single Pulse Avalanche Energy	L = 0.1 mH	E _{AS}	45	mJ
	T _C = 25 °C		69.4	
Mayimum Dayler Dissination	T _C = 70 °C		44.4	w
Maximum Power Dissipation	T _A = 25 °C	P _D	5 b, c	vv
	T _A = 70 °C		3.2 b, c	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +150	°C
Soldering Recommendations (Peak Temperature) d, e			260	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient b, f	t ≤ 10 s	R_{thJA}	20	25	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	1.3	1.8	0/ ٧٧

Notes

- a. $T_C = 25$ °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 65 °C/W.



Vishay Siliconix


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static			I.		'	
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	150	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$		-	111	-	1400
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-7	-	mv/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5	-	4.5	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA
Zava Cata Valtaga Drain Comunit	_	V _{DS} = 150 V, V _{GS} = 0 V		-	1	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 150 V, V _{GS} = 0 V, T _J = 70 °C	-	-	10	μΑ
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30	-	-	Α
Drain Course On State Besistance 3	0	V _{GS} = 10 V, I _D = 15 A	-	0.0193	0.0232	
Drain-Source On-State Resistance a	R _{DS(on)}	$V_{GS} = 7.5 \text{ V}, I_D = 10 \text{ A}$	-	0.0217	0.0272	1 12
Forward Transconductance a	9 _{fs}	V _{DS} = 10 V, I _D = 15 A	-	25	-	S
Dynamic ^b						
Input Capacitance	C _{iss}		-	1070	-	
Output Capacitance	C _{oss}	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	250	-	V mV/°C V nA μA A
Reverse Transfer Capacitance	C _{rss}		-	22	-	
Tatal Cata Obassa	0	$V_{DS} = 75 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$	-	20.3	31	
Total Gate Charge	Q_g		-	16.1	25	
Gate-Source Charge	Q _{gs}	$V_{DS} = 75 \text{ V}, V_{GS} = 7.5 \text{ V}, I_D = 15 \text{ A}$	-	5.5	-	nC
Gate-Drain Charge	Q_{gd}		-	6.7	-	
Output Charge	Q _{oss}	V _{DS} = 75 V, V _{GS} = 0 V	-	50	80	
Gate Resistance	R_g	f = 1 MHz	0.4	1.1	2	Ω
Turn-On Delay Time	t _{d(on)}		-	8	16	
Rise Time	t _r	$V_{DD} = 75 \text{ V}, R_L = 5 \Omega$	-	18	36	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong 15$ A, $V_{GEN}=10$ V, $R_g=1~\Omega$	-	15	30	
Fall Time	t _f		-	8	16	
Turn-On Delay Time	t _{d(on)}		-	11	22	ris
Rise Time	t _r	$V_{DD} = 75 \text{ V}, R_L = 5 \Omega$	-	58	115	
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ 15 A, V_{GEN} = 7.5 V, R_g = 1 Ω	-	12	24	
Fall Time	t _f		-	22	44	
Drain-Source Body Diode Characteristic	s					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	-	-	36.8	^
Pulse Diode Forward Current (t = 100 μs)	I _{SM}		-	-	100	^
Body Diode Voltage	V _{SD}	I _S = 5 A	-	0.79	1.1	V
Body Diode Reverse Recovery Time t _{rr}			-	103	206	ns
Body Diode Reverse Recovery Charge	Q _{rr}	1 45 A 41/44 400 A / - T 05 20	-	370	740	nC
Reverse Recovery Fall Time	t _a	$I_F = 15 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	-	68	-	
Reverse Recovery Rise Time	t _b		-	35	-	ns

Notes


- a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






Current Derating a








Power, Junction-to-Ambient


Note

a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?79056.





PowerPAK® SO-8L Case Outline 1



Topside view

Backside view (single)





Backside view (dual)



www.vishay.com

Vishay Siliconix

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	1.00	1.07	1.14	0.039	0.042	0.045	
A1	0.00	-	0.127	0.00	-	0.005	
b	0.33	0.41	0.48	0.013	0.016	0.019	
b1	0.44	0.51	0.58	0.017	0.020	0.023	
b2	4.80	4.90	5.00	0.189	0.193	0.197	
b3		0.094	•		0.004		
b4		0.47			0.019		
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	5.00	5.13	5.25	0.197	0.202	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.86	3.96	4.06	0.152	0.156	0.160	
D3	1.63	1.73	1.83	0.064	0.068	0.072	
е		1.27 BSC	•	0.050 BSC			
E	6.05	6.15	6.25	0.238	0.242 0.246		
E1	4.27	4.37	4.47	0.168	0.172	0.176	
E2	3.18	3.28	3.38	0.125	0.129	0.133	
F	-	-	0.15	-	-	0.006	
L	0.62	0.72	0.82	0.024	0.028	0.032	
L1	0.92	1.07	1.22	0.036	0.042	0.048	
K		0.51			0.020		
W	0.23			0.009			
W1	0.41			0.016			
W2	2.82			0.111			
W3		2.96			0.117		
θ	0°	-	10°	0°	-	10°	

ECN: S19-0643-Rev. E, 05-Aug-2019

DWG: 5976

Note

• Millimeters will gover



RECOMMENDED MINIMUM PAD FOR PowerPAK® SO-8L SINGLE



Recommended Minimum Pads Dimensions in mm (inches)



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.